




**20V N-Channel Trench MOSFET(Preliminary)**

<p>General Description</p> <ul style="list-style-type: none"> ● Trench Power technology ● Low $R_{DS(ON)}$ ● Low Gate Charge ● Optimized for fast-switching applications <p>●Applications</p> <ul style="list-style-type: none"> ● Synchronous Rectification in DC/DC and AC/DC Converters ● Isolated DC/DC Converters in Telecom and Industrial 	<p>Product Summary</p> <table> <tr> <td>V_{DS}</td> <td>20V</td> </tr> <tr> <td>I_D (at $V_{GS}=10V$)</td> <td>35A</td> </tr> <tr> <td>$R_{DS(ON)}$ (at $V_{GS}=10V$)</td> <td>< 8mΩ</td> </tr> <tr> <td>$R_{DS(ON)}$ (at $V_{GS}=4.5V$)</td> <td>< 9mΩ</td> </tr> <tr> <td>$R_{DS(ON)}$ (at $V_{GS}=2.5V$)</td> <td>< 12mΩ</td> </tr> </table> <p>100% UIS Tested</p> 	V_{DS}	20V	I_D (at $V_{GS}=10V$)	35A	$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 8m Ω	$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 9m Ω	$R_{DS(ON)}$ (at $V_{GS}=2.5V$)	< 12m Ω
V_{DS}	20V										
I_D (at $V_{GS}=10V$)	35A										
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 8m Ω										
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 9m Ω										
$R_{DS(ON)}$ (at $V_{GS}=2.5V$)	< 12m Ω										



Part Number	Package Type	Form	Marking
TTD35N02AV	TO-252	Tape & Reel	TTD35N02AV

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current ^B	I_D	$T_C = 25^\circ\text{C}$	35
		$T_C = 100^\circ\text{C}$	30
Pulsed Drain Current ^A	I_{DM}	105	A
Avalanche Current ^A	I_{AS}	16	A
Single Pulse Avalanche Energy $L = 0.3\text{mH}$ ^A	E_{AS}	38.4	mJ
Power Dissipation ^C	P_D	$T_C = 25^\circ\text{C}$	28.8
		$T_C = 100^\circ\text{C}$	14.4
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Maximum	Units
Maximum Junction-to-Case	$R_{\theta JC}$	5.2	$^\circ\text{C/W}$
Maximum Junction-to-Ambient			
	$R_{\theta JA}$	100	



Electrical Characteristics($T_J = 25^\circ\text{C}$ unless otherwise noted)						
Symbol	Parameter	Conditions	Value			Units
			Min	Typ	Max	
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D = 250\mu\text{A}, V_{GS} = 0\text{V}$	20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$	$T_J = 25^\circ\text{C}$		1	μA
			$T_J = 125^\circ\text{C}$		100	
I_{GSS}	Gate-Body Leakage Current	$V_{DS} = 0\text{V}, V_{GS} = \pm 12\text{V}$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	0.4	0.7	1	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{V}, I_D = 30\text{A}$		6.6	8	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 30\text{A}$		7.4	9	$\text{m}\Omega$
		$V_{GS} = 2.5\text{V}, I_D = 20\text{A}$		9.4	12	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS} = 5\text{V}, I_D = 20\text{A}$		45		S
V_{SD}	Diode Forward Voltage	$I_S = 30\text{A}, V_{GS} = 0\text{V}$			1	V
I_S	Maximum Body-Diode Continuous Current ^B				35	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS} = 0\text{V}, V_{DS} = 10\text{V}, f = 1\text{MHz}$		967		pF
C_{oss}	Output Capacitance			183		
C_{rss}	Reverse Transfer Capacitance			166		
R_g	Gate Resistance	$f = 1\text{MHz}$		1.4		Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS} = 10\text{V}, V_{DS} = 10\text{V}, I_D = 20\text{A}$		27.4		nC
$Q_g(4.5\text{V})$	Total Gate Charge			14		
Q_{gs}	Gate Source Charge			1.6		
Q_{gd}	Gate Drain Charge			4.6		
$t_{D(on)}$	Turn-On Delay Time	$V_{GS} = 10\text{V}, V_{DS} = 10\text{V}, I_D = 20\text{A}, R_G = 1.8\Omega$		31		ns
t_r	Turn-On Rise Time			3.2		
$t_{D(off)}$	Turn-Off Delay Time			55		
t_f	Turn-Off Fall Time			4		
t_{rr}	Body Diode Reverse Recovery Time	$I_F = 20\text{A}, di/dt = 100\text{A}/\mu\text{s}$		18.3		ns
Q_{rr}	Body Diode Reverse Recovery Charge			4		nC

A. Single pulse width limited by maximum junction temperature.

B. The maximum current rating is package limited.

C. The power dissipation P_D is based on $T_{J(MAX)} = 175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current




Figure 4: Capacitance Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Body Diode Forward Voltage



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: On-Resistance vs. Junction Temperature




Figure 8: $V_{GS(th)}$ vs. Junction Temperature




Figure 9: BV_{DS} vs. Junction Temperature




Figure 10: On-Resistance vs. Gate-Source Voltage




Figure 11: Normalized Transient Thermal Resistance




Figure 12: Safe Operating Area



Figure A: Gate Charge Test Circuit and Waveforms




Figure B: Resistive Switching Test Circuit and Waveforms









Figure C: Unclamped Inductive Switching (UIS) Test Circuit and Waveforms





TO-252



M-M

SYMBOL	MIN	NOM	MAX
A	6.50	6.60	6.70
A1	5.16	5.31	5.46
A2	4.83 REF		
A3	5.30 REF		
B	9.77	9.97	10.17
B1	6.00	6.10	6.20
B2	2.60	2.80	3.00
B3	0.70	0.80	0.90
C	0.41	—	0.61
c	0.40	0.50	0.60
D	2.20	2.30	2.40
E	2.186	2.286	2.386
F1	0.67	—	0.87
f1	0.66	0.76	0.86
F2	0.76	0.86	0.96
H	0.00	—	0.30
h	0.00	—	0.20
L	6.50	6.60	6.70
øP	1.10	1.20	1.30
Q1°	0°	—	8°
Q2°	6°	7°	8°



Disclaimer

All product specifications and data are subject to change without notice.

For documents and material available from this datasheet, Wuxi Unigroup does not warrant or assume any legal liability or responsibility for the accuracy, completeness of any product or technology disclosed hereunder.

No license, express or implied, by estoppels or otherwise, to any intellectual property rights is granted by this document or by any conduct of Wuxi Unigroup.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling Wuxi Unigroup products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Wuxi Unigroup for any damages arising or resulting from such use or sale.

Wuxi Unigroup disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Wuxi Unigroup's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

Wuxi Unigroup Microelectronics CO., LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all Wuxi Unigroup products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

Information (including circuit diagrams and circuit parameters) herein is for example only. It is not guaranteed for volume production. Wuxi Unigroup believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.